

1. A method comprising:  
1 transferring data from a host memory to an  
2 Ethernet device; and  
3 processing the data without sending the data from  
4 the host memory to an embedded memory associated with an  
5 adapter that includes the Ethernet device.

1 2. The method of claim 1 including forming protocol  
2 headers in the embedded memory.

1 3. The method of claim 1 including assigning  
2 descriptors to point to headers and data.

1 4. The method of claim 3 including assigning  
2 descriptors to point to headers and data in said embedded  
3 memory and host memory.

1 5. The method of claim 1 including computing  
2 checksums in firmware and in the Ethernet device.

1 6. The method of claim 1 including determining  
2 whether data in said host memory is larger than an Ethernet  
3 maximum transmit unit.

1           7.    The method of claim 6 wherein if said data is  
2   larger than an Ethernet maximum transmit unit, placing said  
3   data in at least two different Ethernet packets.

1           8.    The method of claim 7 including placing more  
2   headers in one Ethernet packet than in another Ethernet  
3   packet.

1           9.    The method of claim 1 including forming a primary  
2   inbound window to receive data from a host and forming a  
3   secondary inbound window to receive data from said Ethernet  
4   device, said secondary inbound window having the same base  
5   address and limit as the primary inbound window.

1           10.   The method of claim 1 including detecting the  
2   address of an access request from an Ethernet device and  
3   routing said request to the host memory or embedded memory  
4   based on the address.

1           11.   An article comprising a medium storing  
2   instructions that enable a processor-based system to:  
3                transfer data from a host memory to an Ethernet  
4   device; and  
5                process the data without sending the data from  
6   the host memory to an embedded memory associated with an  
7   adapter that includes the Ethernet device.

1        12. The article of claim 11 comprising a medium  
2 storing instructions that enable a processor-based system  
3 to form protocol headers in the embedded memory.

1        13. The article of claim 11 comprising a medium  
2 storing instructions that enable a processor-based system  
3 to assign descriptors to point to headers and data.

1        14. The article of claim 13 comprising a medium  
2 storing instructions that enable a processor-based system  
3 to assign descriptors to point to headers and data in both  
4 said embedded memory and host memory.

1        15. The article of claim 11 comprising a medium  
2 storing instructions that enable a processor-based system  
3 to compute checksums in firmware and in the Ethernet  
4 device.

1        16. The article of claim 11 comprising a medium  
2 storing instructions that enable a processor-based system  
3 to determine whether data in said host memory is larger  
4 than an Ethernet maximum transmit unit.

1        17. The article of claim 16 comprising a medium  
2 storing instructions that enable a processor-based system

3 to, place said data in at least two different Ethernet  
4 packets if said data is larger than an Ethernet maximum  
5 transmit unit.

1 18. The article of claim 17 comprising a medium  
2 storing instructions that enable a processor-based system  
3 to place more headers in an Ethernet packet than in another  
4 Ethernet packet.

1 19. The article of claim 11 comprising a medium  
2 storing instructions that enable a processor-based system  
3 to form a primary inbound window to receive data from a  
4 host and form a secondary inbound window to receive data  
5 from said Ethernet device, said secondary inbound window  
6 having the same base address and limit as the primary  
7 inbound window.

1 20. The article of claim 11 comprising a medium  
2 storing instructions that enable a processor-based system  
3 to detect the address of an access request from an Ethernet  
4 device and route said request to the host memory or  
5 embedded memory based on the address.

6 21. An adapter comprising:  
7 a processor to communicate with a host system  
8 including a host memory;

9           an Ethernet device coupled to said processor; and  
10           an embedded memory coupled to the processor to  
11 enable data to be transferred directly from the host memory  
12 to the Ethernet device without being copied to said  
13 embedded memory.

1           22. The adapter of claim 21 including descriptors  
2 that point to headers and data in said host memory and said  
3 embedded memory.

1           23. The adapter of claim 21 wherein said processor  
2 determines whether data in the host memory is larger than  
3 an Ethernet maximum transmit circuit.

1           24. The adapter of claim 23 wherein said processor  
2 places said data in at least two different Ethernet packets  
3 when said data is larger than said maximum transmit  
4 circuit.

1           25. The adapter of claim 24 wherein said processor  
2 places more headers in one Ethernet packet than in another  
3 Ethernet packet.

1           26. A system comprising:  
2           a host processor;  
3           a host memory coupled to said host processor;

4           a bridge coupled to said host processor; and  
5           an adapter coupled to said bridge, said adapter  
6 including a processor, an embedded memory and an Ethernet  
7 device, said adapter to transfer data directly from said  
8 host memory to said Ethernet device without copying the  
9 data to the embedded memory.

1           27. The system of claim 26 wherein said bridge  
2 detects the address of an access request from said Ethernet  
3 device and routes said request to the host memory or  
4 embedded memory based on said address.

1           28. The system of claim 26 wherein said bridge  
2 includes a primary and secondary address translation unit,  
3 a primary memory coupled to the primary address translation  
4 unit and a secondary memory coupled to the secondary  
5 address translation unit.

1           29. The system of claim 28 wherein the primary  
2 inbound window of said primary memory is of the same size  
3 as the secondary inbound window of said secondary memory.

1           30. The system of claim 29 wherein said embedded  
2 memory is cacheable.